Senior Emulation Power Engineer
We are looking for a Senior Emulation Power Engineer! NVIDIA prides in having energy efficient products. We believe that continuing to maintain our products' energy efficiency compared to competition is key to our continued success.
Our team is responsible for analyzing fullchip and unit-level power data and driving ASIC teams to improve their units’ power efficiency; and is responsible for researching, developing, and deploying methodologies to help NVIDIA's products become more energy efficient. Key responsibilities include developing techniques to model, analyze, and reduce power consumption of NVIDIA GPUs. As a member of the Emulation Power Team, you will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, Product teams and Physical Design teams to study and implement Emulation methodologies to capture Benchmark Power, perform power analysis and case studies for NVIDIA's next generation GPUs and Tegra SOCs. Your contributions will help us gain early insight into energy consumption of graphics and artificial intelligence workloads, and will allow us to influence architectural, design, and power management improvements.
What You'll Be Doing:
Use Emulation platforms like Zebu and Palladiums to emulate benchmark traces.
Develop testbench capabilities to fast track and automate emulation waveform captures.
Use internally developed tools and industry standard pre-silicon Gate-level and RTL power analysis tools, to help report power.
Perform comparative power analysis, to spot trends and anomalies, that warrant more scrutiny.
Interact with Architects and RTL designers to help them interpret their power data and identify power bugs; drive them to implement fixes.
Select and run a wide variety of workloads for power analysis.
Prototype a new architectural feature in Verilog and analyze power.
What We Need To See:
BS or MS (or equivalent experience) with 5+ years of experience or PhD in related fields.
Strong analytical skills, attention to detail, systematic approach to debug and curiosity to learn.
Strong coding/automation skills, preferably in Python, and/or C++.
Background in emulation with intent to perform hand on debug on daily basis.
Good understanding of concepts of energy consumption, estimation, data movement and low power design.
Familiarity with Verilog and ASIC design principles, including knowledge of Power Artist, PTPX (Prime Power RTL, RTL Architect).
Good verbal/written English and interpersonal skills; much collaboration with design teams is expected.
Desire to bring data-driven decision-making and analytics to improve our products.